Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a top interconnection level and bonding pads on an integrated circuit chip

Method for forming a top interconnection level and bonding pads on an integrated circuit chip

US Patent 6638867 · Granted Oct 28, 2003

Estimated economic value: $3,196,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Socket2021
Rotational outlet-socket2020
Rapidly mountable ceiling loudspeaker device2020
Plug2019
Lookup table interpolation in a film emulation camera system2017
Lookup table interpolation in a film emulation camera system2017
Lookup table interpolation in a film emulation camera system2017
Socket2015
Power device having rotating outlet unit2015
Method of creating target storage layout table referenced for partitioning stora2015
Connecting device2015
Method of creating target storage layout table referenced for partitioning stora2014