Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay library representation method, delay library generation method and delay calculation method using the delay library

Delay library representation method, delay library generation method and delay calculation method using the delay library

US Patent 6629299 · Granted Sep 30, 2003

Estimated economic value: $321,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay calculating method in semiconductor integrated circuit2011
Method of designing semiconductor integrated circuit, designing apparatus, semic2010
Operation analyzing method for semiconductor integrated circuit device, analyzin2007
Method for calculation of cell delay time and method for layout optimization of 2006
Method for designing semiconductor integrated circuit2006
Method and apparatus for designing semiconductor integrated circuit device based2005
Apparatus and method for calculating temporal deterioration margin amount of LSI2004
Method for calculation of cell delay time2004
Semiconductor integrated circuit and method for designing the same2002
Semiconductor integrated circuit and method for designing the same2002
Hot carrier effect simulation for integrated circuits2001
Method of estimating degradation with consideration of hot carrier effects2000