Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for synchronizing faults in a processor having a replay system

Technique for synchronizing faults in a processor having a replay system

US Patent 6629271 · Granted Sep 30, 2003

Estimated economic value: $25,999,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficiently interconnecting computing nodes to enable use of high-radix network 2025
Geometry-based compression for quantum computing devices2024
Systems for coupling decoders to quantum registers2024
Sloping single point optical aggregation2023
Efficiently interconnecting computing nodes to enable use of high-radix network 2023
Efficiently interconnecting a plurality of computing nodes to form a circuit-swi2023
Geometry-based compression for quantum computing devices2023
Using free-space optics to interconnect a plurality of computing nodes2023
System and method for detecting malicious scripts2023
Efficiently interconnecting a plurality of computing nodes to form a circuit-swi2022
Sloping single point optical aggregation2022
Syndrome data compression for quantum computing devices2022