Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Two-way cache system and method for interfacing a memory unit with a peripheral device using first and second cache data regions

US Patent 6622213 · Granted Sep 16, 2003

Assignee

Inventors

View full patent text on Google Patents →