Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for holding failing information of a memory built-in self-test

Method and apparatus for holding failing information of a memory built-in self-test

US Patent 6615378 · Granted Sep 2, 2003

Estimated economic value: $4,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two parallel engines for high speed transmit IPSEC processing2015
Network interface with secondary data and packet information storage and memory 2013
Network interface systems and methods for offloading segmentation and/or checksu2013
Communicating between partitions in a statically partitioned multiprocessing sys2011
Methods and apparatus for passing initialization vector information from softwar2010
Method to maximize hardware utilization in flow-thru IPsec processing2010
Peripheral devices and methods for transferring incoming data status entries fro2010
Two parallel engines for high speed transmit IPsec processing2010
Security association table lookup architecture and method of operation2009
Descriptor management systems and methods for transferring data of multiple prio2009
Receive IPSEC in-line processing of mutable fields for AH algorithm2009
Network interface with security association data prefetch for high speed offload2009