Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to maximize hardware utilization in flow-thru IPsec processing

Method to maximize hardware utilization in flow-thru IPsec processing

US Patent 7818563 · Granted Oct 19, 2010

Estimated economic value: $4,223,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two parallel engines for high speed transmit IPSEC processing2015
Two parallel engines for high speed transmit IPSEC processing2015
Two parallel engines for high speed transmit IPSEC processing2015
Network interface with secondary data and packet information storage and memory 2013
Network interface with secondary data and packet information storage and memory 2013
Network interface systems and methods for offloading segmentation and/or checksu2013
Network interface systems and methods for offloading segmentation and/or checksu2013
Network interface systems and methods for offloading segmentation and/or checksu2013
Use of ethernet frames for exchanging control and status information within an H2012
System and method for implementing an IRC across multiple network devices2011
Communicating between partitions in a statically partitioned multiprocessing sys2011
Methods and apparatus for passing initialization vector information from softwar2010