Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple-data bus architecture for a digital signal processor using variable-length instruction set with single instruction simultaneous control

Multiple-data bus architecture for a digital signal processor using variable-length instruction set with single instruction simultaneous control

US Patent 6615341 · Granted Sep 2, 2003

Estimated economic value: $51,577,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Beehive stand2025
Wind-driven plate2025
Pump valve module and method for operating the same, solenoid valve-based pump v2025
Power adapter with limited power source function and control method thereof2025
Mounting bracket of wind-driven plate2025
Authentication method and device, and related products2025
AI-based condition classification system for patients with novel coronavirus2025
Method and apparatus for estimating direct current interference, storage medium 2025
Kids potty training watch2025
Smart watch2025
Deep learning-based channel buffer compression2024
Auxiliary tool for surgery2024