Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Recess Pt structure for high k stacked capacitor in DRAM and FRAM, and the method to form this structure

Recess Pt structure for high k stacked capacitor in DRAM and FRAM, and the method to form this structure

US Patent 6596580 · Granted Jul 22, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formation of trench silicide source or drain contacts without gate damage2025
Automatic generation of ground rule verification macros2023
Transistor comprising an air gap positioned adjacent a gate electrode2022
Formation of trench silicide source or drain contacts without gate damage2022
Methods, apparatus and system for a self-aligned gate cut on a semiconductor dev2021
Gate cut structures2021
Vertical resistor adjacent inactive gate over trench isolation2021
Insulating gate separation structure for transistor devices2020
IC structure with metal cap on cobalt layer and methods of forming same2020
FinFET having insulating layers between gate and source/drain contacts2020
Wraparound contact surrounding source/drain regions of integrated circuit struct2020
Integrated gate contact and cross-coupling contact formation2020