Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for double-layer implementation of metal options in an integrated chip for efficient silicon debug

Method for double-layer implementation of metal options in an integrated chip for efficient silicon debug

US Patent 6596563 · Granted Jul 22, 2003

Estimated economic value: $13,538,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pyrazole derivatives2021
Connecting communication networks via a non-collocated relay2018
Methods and systems for identifying and reducing LTE-system coverage holes due t2017
Uplink broadband scheduling in the presence of narrowband interference2017
Methods and systems for embedding supplementary data channel in OFDM-based commu2016
Mitigating transmission interference between digital radio and broadband communi2016
Method and apparatus for UE power class adaption for coverage extension in LTE2015
Mitigating transmission interference between digital radio and broadband communi2015
Method and apparatus for uplink power control in an orthogonal frequency divisio2014
Low leakage spare gates for integrated circuits2014
Methods and apparatus for mitigating interference between co-located collaborati2014
Methods and apparatus for detecting and mitigating radio interference among user2014