Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simultaneous processing for error detection and P-parity and Q-parity ECC encoding

Simultaneous processing for error detection and P-parity and Q-parity ECC encoding

US Patent 6594796 · Granted Jul 15, 2003

Estimated economic value: $10,776,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for vehicle telematics registration2019
Circuits and methods for dividing frequency by an odd value2011
Write strategy with multi-stage delay cell for providing stable delays on EFM cl2008
Read and write sample and hold signal generation2007
Cooling system for reducing particles pollution2004
Pattern detection for computer segments2004
Quad flat non-leaded semiconductor package and method of fabricating the same2004
Detection of EFM stream component widths2003
Circuit for converting input serial data in a plurality of possible formats into2003
Simultaneous processing for error detection and P-parity ECC encoding2003
Write strategy and timing2003
Semiconductor package having an exposed heat spreader2003