Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a stacked dielectric layer on a semiconductor substrate having metal patterns

Method of forming a stacked dielectric layer on a semiconductor substrate having metal patterns

US Patent 6593225 · Granted Jul 15, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual damascene process using metal hard mask2004
Method for improving adhesion of a low k dielectric to a barrier layer2003
Capacitor with lower electrode located at the same level as an interconnect line2003
Method of reducing micro-scratches during tungsten CMP2003
Method for forming selective protection layers on copper interconnects2003
Method for fabricating polysilicon capacitor2003
Metal capacitor in damascene structures2003
Method of making an organic copper diffusion barrier layer2003
Metal capacitors with damascene structures2003
Dual damascene process2002
Metal capacitors with damascene structures and method for forming the same2002
Method for forming a metal capacitor in a damascene process2002