Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to prevent inadvertent test mode entry

Method to prevent inadvertent test mode entry

US Patent 6591386 · Granted Jul 8, 2003

Estimated economic value: $3,587,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Satsuma hybrid named ‘Sonet’2016
Compact photovoltaic generation assembly and power supply2016
Compact photovoltaic generation assembly and power supply2014
Method of protecting a test circuit2012
Method of controlling a test mode of a circuit2011
Method and composition for the control of gastrointestinal parasites in animals2009
Compact photovoltaic generation assembly and power supply2009
Actively driven VREF for input buffer noise immunity2008
Method of controlling a test mode of a circuit2008
Low pass filters in DLL circuits2005
Actively driven VREF for input buffer noise immunity2005
Method of preparing to test a capacitor2005