Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a semiconductor device wiring layer having an oxide layer between the polysilicon and silicide layers

US Patent 6586345 · Granted Jul 1, 2003

Assignee

Inventors

View full patent text on Google Patents →