Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating three dimensional CMOSFET devices for an embedded DRAM application

Method of fabricating three dimensional CMOSFET devices for an embedded DRAM application

US Patent 6569729 · Granted May 27, 2003

Estimated economic value: $4,387,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Contacts for highly scaled transistors2025
Integrated circuit structure and method with hybrid orientation for FinFET2025
Semiconductor device and manufacturing method thereof2024
Integrated circuits and manufacturing methods thereof2024
Contacts for highly scaled transistors2024
Method of fabricating a multi-gate device2024
Method for manufacturing semiconductor structure2024
Contacts for highly scaled transistors2024
Contacts for highly scaled transistors2023
Integrated circuit structure and method with hybrid orientation for FinFET2023
Integrated circuits and manufacturing methods thereof2023
Method for manufacturing semiconductor structure2022