Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of static noise analysis for integrated circuits fabricated in a silicon-on-insulator process technology

Use of static noise analysis for integrated circuits fabricated in a silicon-on-insulator process technology

US Patent 6567773 · Granted May 20, 2003

Estimated economic value: $14,158,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Capacitance extraction2022
Extracting parasitic capacitance from circuit designs2021
Analysis of coupled noise for integrated circuit design2021
Selectively grounding fill wires2021
Capacitance extraction for floating metal in integrated circuit2020
Analysis of coupled noise for integrated circuit design2019
Process for improving capacitance extraction performance2019
Methods and computer program products for via capacitance extraction2019
Efficient parallel processing of a network with conflict constraints between nod2018
Process for improving capacitance extraction performance2018
Efficient parallel processing of a network with conflict constraints between nod2017
Applying random nets credit in an efficient static timing analysis2017