Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process to define N/PMOS poly patterns

Process to define N/PMOS poly patterns

US Patent 6566184 · Granted May 20, 2003

Estimated economic value: $5,450,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D memory device and manufacturing method thereof2023
Memory device2023
Three-dimensional memory device with increased memory cell density2022
Memory device and method of fabricating the same2022
Memory device and method of fabricating the same2021
Fabricating semiconductor devices having patterns with different feature sizes2019
Method of improving localized wafer shape changes2018
Semiconductor device, fabricating method thereof, and fabricating method of memo2018
Semiconductor device with a P-N junction for reduced charge leakage and method o2017
Method for fabricating memory device2015
Method to improve etching of resist protective oxide (RPO) to prevent photo-resi2006
Method to improve via or contact hole profile using an in-situ polymer depositio2005