Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Process for the fabrication of dual gate structures for CMOS devices

US Patent 6566181 · Granted May 20, 2003

Assignee

Inventors

View full patent text on Google Patents →