Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for storing and using chipset built-in self-test signatures

Method and apparatus for storing and using chipset built-in self-test signatures

US Patent 6564348 · Granted May 13, 2003

Estimated economic value: $15,835,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically partition data2025
Hierarchical aggregation and disaggreation of time series data forecasts2023
3D chip testing through micro-C4 interface2021
Guided cable management2020
3D chip testing through micro-C4 interface2019
Dynamic re-allocation of signal lanes2019
Dynamic re-allocation of computer bus lanes2019
Dynamic address translation table allocation2019
Switching allocation of computer bus lanes2018
Dynamic address translation table allocation2018
3D chip testing through micro-C4 interface2017
Dynamic address translation table allocation2017