Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for an energy efficient operation of multiple processors in a memory

Method and apparatus for an energy efficient operation of multiple processors in a memory

US Patent 6560684 · Granted May 6, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level shifter circuits for integrated circuits2013
Memory sensing with secondary buffer2013
Method and apparatus for a dynamic semiconductor memory with compact sense ampli2011
Alias-locked loop frequency synthesizer using a regenerative sampling latch2011
Multi-layered memory cell structure2007
Method and apparatus for an energy efficient operation of multiple processors in2006
Method and apparatus for an energy efficient operation of multiple processors in2006
Clock logic domino circuits for high-speed and energy efficient microprocessor p2006
Communication structure with channels configured responsive to reception quality2006
Method for scalable architectures in stackable three-dimensional integrated circ2006
Communication structure for multiplexed links2006
System and method for multilevel DRAM sensing and restoring2003