Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System controller with Integrated low latency memory using non-cacheable memory physically distinct from main memory

System controller with Integrated low latency memory using non-cacheable memory physically distinct from main memory

US Patent 6560680 · Granted May 6, 2003

Estimated economic value: $2,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for sending data from multiple sources over a communication2017
Method and apparatus for sending data from multiple sources over a communication2014
Arbitration system and method for memory responses in a hub-based memory system2013
Method and apparatus for sending data from multiple sources over a communication2012
Method and apparatus for sending data from multiple sources over a communication2012
Method and apparatus for sending data from multiple sources over a communication2010
Distributed configuration storage2008
Apparatus and methods for the automated creation of distributed configuration st2007
Distributed configuration storage2006
Arbitration system and method for memory responses in a hub-based memory system2006
Apparatus and methods for transmitting data to a device having distributed confi2006
Method of initializing a processor and computer system2003