Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase locked loop clock divider utilizing a high speed programmable linear feedback shift register with a two stage pipeline feedback path

Phase locked loop clock divider utilizing a high speed programmable linear feedback shift register with a two stage pipeline feedback path

US Patent 6556647 · Granted Apr 29, 2003

Estimated economic value: $14,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Independent asynchronous framework for embedded subsystems2018
Fractional clock divider using digital techniques2005
Phase locked loop clock divider utilizing a high speed programmable linear feedb2002