Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase locked loop clock divider utilizing a high speed programmable linear feedback shift register

Phase locked loop clock divider utilizing a high speed programmable linear feedback shift register

US Patent 6424691 · Granted Jul 23, 2002

Estimated economic value: $14,623,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for training and execution of improved learning systems for 2025
Adaptive oscillator for clock generation2024
Clock adjustment for voltage droop2020
Asynchronous buffer with pointer offsets2020
Adaptive oscillator for clock generation2019
Clock divider device and methods thereof2019
Managing frequency changes of clock signals across different clock domains2019
Independent asynchronous framework for embedded subsystems2018
Propagation simulation buffer for clock domain crossing2017
Power management for multiple compute units2016
Power management of multiple compute units sharing a cache2015
Debug state machines and methods of their operation2015