Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced RC between adjacent substrate wiring lines

Reduced RC between adjacent substrate wiring lines

US Patent 6548883 · Granted Apr 15, 2003

Estimated economic value: $1,735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Utilization of energy absorbing layer to improve metal flow and fill in a novel 2009
Semiconductor device with metal fill by treatment of mobility layers including f2006
Method for metal fill by treatment of mobility layers2004
Processing methods for providing metal-comprising materials within high aspect r2004
Semiconductor processing methods of forming integrated circuitry2004
Utilization of disappearing silicon hard mask for fabrication of semiconductor s2004
Thermal processing of metal alloys for an improved CMP process in integrated cir2004
Three-level unitary interconnect structure2004
Thermal processing of metal alloys for an improved CMP process in integrated cir2004
Methods for utilization of disappearing silicon hard mask for fabrication of sem2004
Processing methods for providing metal-comprising materials within high aspect r2003
Utilization of disappearing silicon hard mask for fabrication of semiconductor s2003