Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staircase program verify for multi-level cell flash memory designs

Staircase program verify for multi-level cell flash memory designs

US Patent 6538923 · Granted Mar 25, 2003

Estimated economic value: $2,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, apparatus, and manufacture for flash memory adaptive algorithm2014
Field upgradable firmware for electronic devices2014
Apparatus and method for external charge pump on flash memory module2014
Method and apparatus for temperature compensation for programming and erase dist2013
Method, apparatus, and manufacture for flash memory write algorithm for fast bit2013
Field programmable redundant memory for electronic devices2013
Memory device2012
Error correction coding in flash memory devices2012
Implementation of recycling unused ECC parity bits during flash memory programmi2012
Flash mirror bit architecture using single program and erase entity as logical c2011
High VT state used as erase condition in trap based nor flash cell design2011
Quad+bit storage in trap based flash design using single program and erase entit2011