{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Process for electroplating pins of an integrated circuit package", "item": "https://www.patentleaderboard.com/patent/6527935"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for electroplating pins of an integrated circuit package

Process for electroplating pins of an integrated circuit package

US Patent 6527935 · Granted Mar 4, 2003

Estimated economic value: $10,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fabricating thermal transfer structure with in-plane tube lengths and out-of-pla2018
Blind mating strain relieved optical fiber connector2017
Blind mating strain relieved optical fiber connector2017
Automatic graphical rendering of processes2017
Automatically generated and updated graphical rendering of processes2017
Selective clamping of electronics card to coolant-cooled structure2017
System to improve an in-line memory module2017
Optical fiber routing mat2016
Optical fiber routing mat2016
Thermal transfer structure with in-plane tube lengths and out-of-plane tube bend2016
Selective clamping of electronics card to coolant-cooled structure2016
Selective clamping of electronics card to coolant-cooled structure2015