Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor wafer arrangement and method of processing a semiconductor wafer

Semiconductor wafer arrangement and method of processing a semiconductor wafer

US Patent 6521520 · Granted Feb 18, 2003

Estimated economic value: $6,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for dynamically balancing power from distributed power sources2024
System and method for dynamic balancing power in a battery pack2023
DC-DC power conversion system2021
Method for producing fibers having optical effect-producing nanostructures2017
Power conversion for distributed DC source array2017
Nanowires, nanowire junctions, and methods of making the same2015
Method for producing fibers having optical effect-producing nanostructures2015
MOS transistor structure2014
Alternate pad structures/passivation inegration schemes to reduce or eliminate I2013
Power conversion for distributed DC source array2013
Method of forming an MOS transistor2012
Reduction of macro level stresses in copper/low-K wafers2011