Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate delay calculation apparatus and method thereof using parameter expressing RC model source resistance value

Gate delay calculation apparatus and method thereof using parameter expressing RC model source resistance value

US Patent 6510404 · Granted Jan 21, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay calculation method capable of calculating delay time with small margin of 2009
Clock forming method for semiconductor integrated circuit and program product fo2009
Delay time estimation method and recording medium storing estimation program2006
Delay time estimation method and recording medium storing estimation program2006
Method of formulating load model for glitch analysis and recording medium with t2006
Circuit modification method2005
Timing verification checking value extracting method2004
Semiconductor integrated circuit and test pattern generation method therefor2004
Method of producing load for delay time calculation and recording medium2003
Wiring data generation method and wiring data generation apparatus allowing inco2003
Semiconductor integrated circuit device2001
Test circuit and method for DC testing LSI capable of preventing simultaneous ch2000