Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface for a memory unit

Interface for a memory unit

US Patent 6507899 · Granted Jan 14, 2003

Estimated economic value: $159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for scheduling packets for transmission2025
Notification-based load balancing in a network2025
Egress packet processing using a modified packet header separate from a stored p2025
Interleaved exact-match lookup table for multiple packet processing applications2025
Internal communications within a network device2025
Distributed dynamic load balancing in network systems2025
Data analysis acceleration architecture2025
Asynchronous ASIC2024
Centralized control of time gates for time sensitive networking (TSN)2024
Distributed dynamic load balancing in network systems2024
Packet buffer spill-over in network devices2024
Egress packet processing using a modified packet header separate from a stored p2023