Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for determining expected values during circuit design verification

US Patent 6493841 · Granted Dec 10, 2002

Estimated economic value: $16,680,000

Assignee

Inventors

View full patent text on Google Patents →