Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit device for performing hierarchic row decoding in non-volatile memory devices

Circuit device for performing hierarchic row decoding in non-volatile memory devices

US Patent 6493268 · Granted Dec 10, 2002

Estimated economic value: $18,889,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing a neural network operation2025
Partitionable neural network for solid state drives2025
Method and system for reading unknown data from non-volatile memory2025
Regression neural network for identifying threshold voltages to be used in reads2024
Machine learning assisted quality of service (QoS) for solid state drives2024
Charge pump circuit related to overvoltage2024
Method and apparatus for performing a read of a flash memory using predicted ret2023
Method and apparatus for reading a flash memory device2022
Method and apparatus for outlier management2022
Switching architecture for a NAND flash memory device and a high voltage switch 2022
Method and apparatus for determining when actual wear of a flash memory device d2022
Single-ended phase-change memory device and reading method2021