Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual damascene process using an oxide liner for a dielectric barrier layer

Dual damascene process using an oxide liner for a dielectric barrier layer

US Patent 6486059 · Granted Nov 26, 2002

Estimated economic value: $2,659,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory device and manufacturing method thereof2022
Memory structure and manufacturing method thereof2021
Photosensitive device2008
Flash memory cell and manufacturing method thereof2007
Method of fabricating a photosensitive structure2006
Method for manufacturing one-time electrically programmable read only memory2006
Flash memory cell2005
Dual damascene process using metal hard mask2004
Dual damascene process using metal hard mask2004
Method for improving adhesion of a low k dielectric to a barrier layer2003
Method for improving adhesion of a low k dielectric to a barrier layer2003
Capacitor with lower electrode located at the same level as an interconnect line2003