Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for generating memory addresses for testing memory devices

Method for generating memory addresses for testing memory devices

US Patent 6483773 · Granted Nov 19, 2002

Estimated economic value: $4,057,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for reducing pin-count of memory devices, and memory device te2014
System and method for reducing pin-count of memory devices, and memory device te2013
System and method for reducing pin-count of memory devices, and memory device te2011
System and method for reducing pin-count of memory devices, and memory device te2009
Apparatus and method for parallel programming of antifuses2005
Method for generating memory addresses for accessing memory-cell arrays in memor2003
Method for generating memory addresses for accessing memory-cell arrays in memor2003
Method for generating memory addresses for accessing memory-cell arrays in memor2002
Method for testing memory devices2001
On-clip testing circuit and method for improving testing of integrated circuits2001
Method and apparatus for testing memory devices2001
Method and apparatus for testing memory devices2001