Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers

Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers

US Patent 6482694 · Granted Nov 19, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solder bump structure for flip chip semiconductor devices and method of manufact2013
High voltage channel diode2012
High voltage power integrated circuit2012
Transistor fabrication method2011
Solder bump structure for flip chip semiconductor devices and method of manufact2011
Method of manufacturing a laterally diffused metal oxide semiconductor device2011
Method of manufacturing a laterally diffused metal oxide semiconductor device2011
Formation of an integrated circuit structure with reduced dishing in metallizati2010
Method for manufacturing a laterally diffused metal oxide semiconductor device2009
Integrated circuit with a trench capacitor structure and method of manufacture2009
Semiconductor device having a doped lattice matching layer and a method of manuf2005
Dual damascene bond pad structure for lowering stress and allowing circuitry und2005