Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed network switch bus clock

High speed network switch bus clock

US Patent 6480498 · Granted Nov 12, 2002

Estimated economic value: $9,422,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Line of sight bias for missile guidance2025
Systems and methods for converting a P packet/cycle datapath to a Q packet/cycle2012
Systems and methods for limiting the rates of data to/from a buffer2011
Systems and methods for routing data in a network device2011
Systems and methods for limiting the rates of data to/from a buffer2009
Systems and methods for converting a P packet/cycle datapath to a Q packet/cycle2009
Systems and methods for routing data in a network device2007
Systems and methods for limiting the rates of data to/from a buffer2006
Systems and methods for converting a P packet/cycle datapath to a Q packet/cycle2006
Scaleable gap insertion in a data link2005
Systems and methods for removing intrapacket gaps from streams of different band2005
Method and apparatus for equalizing propagation delay2003