Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit package with improved ESD protection for no-connect pins

Integrated circuit package with improved ESD protection for no-connect pins

US Patent 6476472 · Granted Nov 5, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input/output cell wire connector2020
Multi-chip stacking of integrated circuit devices using partial device overlap2014
Method for computing IO redistribution routing2014
Method of generating a leadframe IC package model, a leadframe modeler and an IC2013
Electrostatic discharge protection circuit2012
I/O buffer with low voltage semiconductor devices2011
Systems and methods for supporting a subset of multiple interface types in a sem2010
Voltage programming switch for one-time-programmable (OTP) memories2009
Electrical over stress robustness2009
Semiconductor device with constricted current passage2009
Power pin to power pin electro-static discharge (ESD) clamp2009
Circuit for selectively bypassing a capacitive element2009