Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase-locked loop with phase optimal frequency estimation

Digital phase-locked loop with phase optimal frequency estimation

US Patent 6473478 · Granted Oct 29, 2002

Estimated economic value: $36,172,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photo-voltaic safety de-energizing device2014
All-digital frequency synthesis with DCO gain calculation2013
Distributed architecture voltage controlled backlight driver2013
Low voltage drop closed loop unidirectional electronic valve2012
Digital phase locked loop with integer channel mitigation2011
Interpolative all-digital phase locked loop2011
All-digital frequency synthesis with DCO gain calculation2011
Method and apparatus for modifying right half-plane zero in a cascaded DC-DC buc2011
Automatic gain control technique for current monitoring in current-mode switchin2011
All digital phase locked loop architecture for low power cellular applications2010
Digital phase locked loop with gear shifting2010
Apparatus and method for acquisition and tracking bank cooperation in a digitall2010