Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop with integer channel mitigation

Digital phase locked loop with integer channel mitigation

US Patent 8050375 · Granted Nov 1, 2011

Estimated economic value: $4,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Baseband receiver circuit2025
Transmit apparatus arranged to scale and limit frequency deviation generated aft2025
System and method of quantum stochastic rounding using silicon based quantum dot2025
Systems and methods for shielded inductive devices2025
Type-I PLLs for phase-controlled applications2025
Communication node with secure cryptographic keys and methods for securing there2025
Power amplifiers2025
Systems and methods for suppressing and mitigating harmonic distortion in a circ2024
Apparatus for optical coupling and system for communication2024
Distance quality indicator (DQI) for phase-based distance estimation using narro2024
Method and technique of highly accurate carrier frequency offset estimation2024
Compensation technique for the nonlinear behavior of digitally-controlled oscill2024