Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for eliminating bitline voltage offsets in memory devices

Method and apparatus for eliminating bitline voltage offsets in memory devices

US Patent 6470304 · Granted Oct 22, 2002

Estimated economic value: $3,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, structures, and designs for self-aligning local interconnects used in i2020
Semiconductor chip including integrated circuit having cross-coupled transistor 2020
Cross-coupled transistor circuit defined on four gate electrode tracks2020
Cross-coupled transistor circuit defined on three gate electrode tracks2020
Cell circuit and layout with linear finfet structures2019
Circuitry and layouts for XOR and XNOR logic2019
Semiconductor chip having region including gate electrode features of rectangula2019
Semiconductor chip having region including gate electrode features formed in par2019
Semiconductor chip including region having rectangular-shaped gate structures an2018
Semiconductor CIP including region having rectangular-shaped gate structures and2018
Integrated circuit cell library for multiple patterning2018
Cross-coupled transistor circuit defined on two gate electrode tracks2018