Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Iterative prediction of circuit delays

Iterative prediction of circuit delays

US Patent 6457160 · Granted Sep 24, 2002

Estimated economic value: $5,445,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for designing a probe card2011
Method and system for designing a probe card2009
Automated system for designing and testing a probe card2006
Buffer cell insertion and electronic design automation2004
Method and system for designing a probe card2004
Utilizing a technology-independent system description incorporating a metal laye2004
Delay/load estimation for use in integrated circuit design2003
Static timing analysis validation tool for ASIC cores2003
Integrated circuit having on-chip capacitors for supplying power to portions of 2003
Cell interconnect delay library for integrated circuit design2003
Circuit modeling2002
Clock distribution network planning and method therefor2001