Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay/load estimation for use in integrated circuit design

Delay/load estimation for use in integrated circuit design

US Patent 6634014 · Granted Oct 14, 2003

Estimated economic value: $7,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-function hook and carabineer2016
I/O planning with lock and insertion features2012
Method and system for designing a probe card2011
Method and system for designing a probe card2009
I/O planning with lock and insertion features2009
IP placement validation2008
Resource estimation for design planning2008
Enabling efficient design reuse in platform ASICs2007
Guided capture, creation, and seamless integration with scalable complexity of a2007
Floorplan visualization method using gate count and gate density estimations2007
Automated system for designing and testing a probe card2006
Buffer cell insertion and electronic design automation2004