Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prevention of slurry build-up within wafer topography during polishing

Prevention of slurry build-up within wafer topography during polishing

US Patent 6455434 · Granted Sep 24, 2002

Estimated economic value: $8,983,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtual metrology model based seasoning optimization2024
Hybrid corrective processing system and method2021
Controlling of etch depth in deep via etching processes and resultant structures2019
Hybrid corrective processing system and method2018
Silicon chicklet pedestal2014
Silicon chicklet pedestal2013
Hierarchical and incremental multivariate analysis for process control2012
Ultraviolet energy curable tape and method of making a semiconductor chip using 2012
Method to recover patterned semiconductor wafers for rework2011
Method of forming silicon chicklet pedestal2011
Method of thinning a semiconductor substrate2011
Ultraviolet energy curable tape and method of making a semiconductor chip using 2011