Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a multi-layered wiring structure for interconnecting semiconductor devices by patterning resist and antireflective films to define wiring grooves

US Patent 6444570 · Granted Sep 3, 2002

Assignee

Inventors

View full patent text on Google Patents →