Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined central processor managing the execution of instructions with proximate successive branches in a cache-based data processing system while performing block mode transfer predictions

Pipelined central processor managing the execution of instructions with proximate successive branches in a cache-based data processing system while performing block mode transfer predictions

US Patent 6442681 · Granted Aug 27, 2002

Estimated economic value: $12,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessor write-into-cache system incorporating efficient access to a plura2005
Equal access to prevent gateword dominance in a multiprocessor write-into-cache 2005
High integrity cache directory2005
Balanced access to prevent gateword dominance in a multiprocessor write-into-cac2005
Gateword acquisition in a multiprocessor write-into-cache environment2004
Method and apparatus for determining CC-NUMA intra-processor delays2003
Data processing system processor dynamic selection of internal signal tracing2003
Process switching register replication in a data processing system2002
Method and apparatus for exhaustively testing interactions among multiple proces2001
Data processing system processor delay instruction2001
Apparatus for synchronizing multiple processors in a data processing system2001
Synchronization of branch cache searches and allocation/modification/deletion of2001