Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handling multiple delayed write transactions simultaneously through a bridge

Handling multiple delayed write transactions simultaneously through a bridge

US Patent 6442641 · Granted Aug 27, 2002

Estimated economic value: $48,184,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing replies to request packets in an advanced switching context2007
Reducing latency and power in asynchronous data transfers2006
Trigger points for performance optimization in bus-to-bus bridges2001
Read latency across a bridge2001
Efficient bridge architecture for handling multiple write transactions simultane2001
Apparatus and method for pseudo-synchronous communication between clocks of diff2000
Architecture for an I/O processor that integrates a PCI to PCI bridge1999
Method and apparatus for pseudo-direct access to embedded memories of a micro-co1998
Method and apparatus for asynchronous, bi-directional communication between firs1996