Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Directory based cache coherency system supporting multiple instruction processor and input/output caches

Directory based cache coherency system supporting multiple instruction processor and input/output caches

US Patent 6438659 · Granted Aug 20, 2002

Estimated economic value: $9,783,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for sharing a resource and circuit making use of same2015
Operand and limits optimization for binary translation system2015
Method for sharing a resource and circuit making use of same2014
Method for sharing a resource and circuit making use of same2013
Clock signal propagation method for integrated circuits (ICs) and integrated cir2012
Familial correction with non-familial double bit error detection2009
Familial correction with non-familial double bit error detection2009
Memory controller having programmable initialization sequence2009
System and method for performing error recovery in a data processing system havi2008
Apparatus and method for analyzing performance of a data processing system2007
Programmable system and method for accessing a shared memory2007
System and method for increasing bandwidth in a directory based high speed memor2007