Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

ARITHMETIC UNIT, DIGITAL SIGNAL PROCESSOR, METHOD OF SCHEDULING MULTIPLICATION IN AN ARITHMETIC UNIT, METHOD OF SELECTIVELY DELAYING ADDING AND METHOD OF SELECTIVELY ADDING DURING A FIRST OR SECOND CLOCK CYCLE

US Patent 6427159 · Granted Jul 30, 2002

Estimated economic value: $2,274,000

Assignee

Inventors

View full patent text on Google Patents →