{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Configurable logic block with AND gate for efficient multiplication in FPGAS", "item": "https://www.patentleaderboard.com/patent/6427156"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable logic block with AND gate for efficient multiplication in FPGAS

Configurable logic block with AND gate for efficient multiplication in FPGAS

US Patent 6427156 · Granted Jul 30, 2002

Estimated economic value: $48,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compute dataflow architecture2023
Compute dataflow architecture2022
Power delivery network for active-on-active stacked integrated circuits2022
Multi-chip stacked devices2022
Redundancy scheme for multi-chip stacked devices2020
Configurable logic block (CLB) internal routing architecture for enhanced local 2020
Distributed multi-die routing in a multi-chip module2018
Lut cascading circuit2017
Interconnect multiplexers and methods of reducing contention currents in an inte2016
Circuits for and methods of controlling power within an integrated circuit2016
Signed multiplier circuit utilizing a uniform array of logic blocks2016
Two gate pitch FPGA memory cell2015