Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for improving the performance of buffers using a translator circuit

Method and apparatus for improving the performance of buffers using a translator circuit

US Patent 6426651 · Granted Jul 30, 2002

Estimated economic value: $108,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System timing margin improvement of high speed I/O interconnect links by using f2015
Gated ring oscillator-based digital eye width monitor for high-speed I/O eye wid2015
System timing margin improvement of high speed I/O interconnect links by using f2015
Dynamic adaptation of continuous time linear equalization circuits2014
Low-leakage level shifter with integrated firewall and method2008
Low-leakage level shifter with integrated firewall and method2008
Low-leakage level shifter with integrated firewall and method2006
Method and apparatus for dynamically controlling the performance of buffers unde2003
Method and apparatus for dynamically controlling the performance of buffers unde2003