Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method to reduce scan test pins on an integrated circuit

System and method to reduce scan test pins on an integrated circuit

US Patent 6418545 · Granted Jul 9, 2002

Estimated economic value: $1,501,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

USB on the go (OTG) multi-hub endpoint reflector hub2018
Side channel access through USB streams2018
System and method of transferring data between a processing engine and a plurali2006
System and method to facilitate flexible control of bus drivers during scan test2003
System and method to reduce power consumption in advanced RISC machine (ARM) bas2002
System and method to optimize read performance while accepting write data in a P2002
Method and arrangement for controlling multiple test access port control modules2002
Method and arrangement for controlling multiply-activated test access port contr2001
Method and arrangement for hierarchical control of multiple test access port con2001
Memory mapping method for eliminating dual address cycles in a peripheral compon2001
Optimizing the performance of asynchronous bus bridges with dynamic transactions2001
Method for eliminating dual address cycles in a peripheral component interconnec2001