{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and apparatus including lowest priority logic to select a processor to receive an interrupt message", "item": "https://www.patentleaderboard.com/patent/6418496"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and apparatus including lowest priority logic to select a processor to receive an interrupt message

System and apparatus including lowest priority logic to select a processor to receive an interrupt message

US Patent 6418496 · Granted Jul 9, 2002

Estimated economic value: $52,281,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller architecture2025
Cache bypass2025
Memory controller for managing raid information2024
Memory device protection using interleaved multibit symbols2024
Extended line width memory-side cache systems and methods2022
Memory device protection using interleaved multibit symbols2022
Adaptive line width cache systems and methods2021
Extended line width memory-side cache systems and methods2020
Extended line width memory-side cache systems and methods2020
Initialization trace of a computing device2018
Peripheral protocol negotiation2017
Filter micro-coded accelerator2010